Abstract-As a key component in modular multilevel converter (MMC), the reliability of submodule (SM) capacitor is a major concern. To get the health state of SM capacitor and take proactive action, this paper develops a condition monitoring method without any extra sensors or complicated algorithms. In the proposed method, one SM in each arm is bypassed symmetrically at a time, and the energy stored in each capacitor dissipates through the internal bleeding resistor. The discharging time proves to be an effective indicator of capacitor degradation. The information of all SMs are acquired with a proper rotating sequence. This condition monitoring process could be enabled regularly and demonstrate the degradation trend accurately. Besides, it does not affect the normal operation of MMC, and works well in different control or modulation strategies. Experimental results verify the feasibility of the proposed method.
I. INTRODUCTION
Modular multilevel converters (MMCs) have been widely used in high-voltage direct current (HVDC) transmission and medium voltage motor drives [1] - [3] . So far, the research of MMC is mainly focused on the basic operation aspect, such as control strategy, circulating current control, voltage balancing [4] - [6] . However, in some critical applications, reliability should come as a priority [7] . Since hundreds of capacitors are distributed in the MMC system, they have become a main threat for the reliable operation. The failure of submodule capacitor will lead to waveform distortion, unbalanced energy distribution, and even shut down of the whole system. To reduce maintenance cost and take action in advance, it is of practical value to develop a good condition monitoring (CM) method for SM capacitors.
In MMCs, the metallized polypropylene film capacitors (MPPF) are normally used, and the equivalent series resistance (ESR) is very small [8] . The MPPF is considered out of service when the capacitance drops 2% -5% of its original value [8] . The main CM approaches for capacitor are summarized in [9] . Generally speaking, the methods that involve extra sensors or components are not suitable for MMCs [10] - [12] . The cost and complexity are unacceptable due to the large number of SM. Therefore, the existing CM methods for capacitors in the MMC all adopt algorithm based solutions [13] - [15] . In [13] , a controlled AC current is injected into the circulating current and recursive least square (RLS) is used to estimate the capacitance. Kalman filter (KF) algorithm is introduced in [14] without any signal injection. In [15] , the relationship between the arm average capacitance and capacitance in each SM is revealed with a simple algorithm. To further simplify the calculation, a reference submodule (RSM)-based capacitor monitoring method is given in [16] . All these methods have to calculate capacitor current by the switching function and arm current. However, the accuracy of result is highly affected by the ripple of arm current, the limited resolution of current sensor, and the expression of switching function.
To address the above shortcomings, in this paper, an internal RC discharging path is used, and the discharging time is used as a capacitance indicator. The target submodule (SM) is isolated from the main circuit, and no external disturbances are introduced. All SMs are covered with a proper rotation sequence. The principle and main steps are presented in Section II. Its impact on the normal operation of MMC is evaluated in Section-III. A comprehensive comparison with other methods is given in Section IV. The experimental result is shown in Section V, followed by conclusion in Section VI. Fig.1 shows the typical three-phase MMC configuration. There are two arms in each phase, and each arm contains N SMs and one arm inductor Larm. To better illustrate the method, the half-bridge topology, which is the basic topology for SM, is selected in this paper. Each SM consists of two discrete IGBTs (S1 and S2), submodule capacitor C, and bleeding resistor Rb. It should be mentioned that the resistor Rb is used for energy dissipation when a SM is shut down, and normally ignored in the conventional analysis.
II. PROPOSED CONDITION MONITORING METHOD

A. System Description
The overall voltage balancing strategy is shown in Fig. 2 
where uu_ref_i is the voltage command of each SM in upper arm, ul_ref_i is the voltage command of each SM in lower arm, uo_ref is the output voltage command of each phase, Udc is the DC-link voltage, and N is the number of SM in each arm.
B. Principle and Main Steps
To avoid the interference from the main circuit, a twostage condition monitoring method is proposed, and its flowchart is given in Fig. 3 . In stage-I, one SM is selected symmetrically in each arm as the target SM, as highlighted in Fig. 1(a) . For this target SM, its lower IGBT is kept at onstate, and the upper one is kept at off-state. It is obvious that, in Fig. 1 (a), this SM is bypassed by the lower IGBT, and the arm current flows through S2 only. Therefore, the capacitor C is decoupled from the main circuit, and a RC circuit is created. For this independent RC circuit, the energy stored in capacitor is dissipated through the bleeding resistor Rb. The discharging curve contains the information of the capacitance, which is sampled by the already existing voltage sensor.
The equivalent circuit of the SM capacitor in stage-I is shown in Fig. 4 . C, Lc, Rc, and Rp are the capacitance, equivalent series inductance (ESL), equivalent series resistance (ESR), and insulation resistance of the SM capacitor, respectively. The ESL is ignored since it is quite small and there is no high frequency current during the discharging time.
The voltage across C is um, and is expressed as where Um_0 is the initial value of um and r is Rp*Rb/(Rp+Rb).
The terminal voltage uc is sampled by the voltage sensor, and could be written as
where Uc_0 is the initial value of uc.
The discharging time t is calculated as
Suppose that the initial capacitance is C0 and it decreases to Cn afterwards. In these two situations, the discharging time that Uc_0 drops to a certain threshold value Uth are t0 and tn, respectively. The difference between t0 and tn is expressed as
where Δt represents the time interval between t0 and tn. Therefore, the change of capacitance could be reflected by the discharging time effectively. It should be noted that if Uth is too low, the discharging time required is quite long; if Uth is too high, the difference between t0 and tn is too small to identify. Considering the efficiency and accuracy of CM, the voltage at one time constant is a good trade-off value for Uth (Uth = 0.368Uc_0).
When uc drops to 0.368Uc_0, equation (4) is rewritten as
where t0.368 is the discharging time that uc drops from Uc_0 to 0.368Uc_0. The discharging time t0.368 is related to Rc, r, and C. Their relationship could be expressed as 0.368 0.368 0.368
The value of Rp is at megaohm level, and Rc is only tens of milliohms. Hence, t0.368 is dominated by the capacitance C, but almost not affected by Rc, Rp, and Rb. Since the relationship between t0.368 and C is linear, the degradation of capacitor is therefore translated into the decrease of t0.368. After getting the discharging data, the target SM needs to be put back into the main circuit in stage-II. After a short time, it recovers to the normal state, and the second SM in each arm becomes the next target SM. The same process repeats until all SMs are covered.
The discharging data of all capacitors could be recorded and analyzed after a round of test. A real-time data processing is not necessary since this is to identify the longterm changing trend. The calculation burden is therefore much reduced. The proposed CM test could be repeated weekly or monthly, to get the latest capacitance information. Considering some uncertainties, such as environment factor and measurement error, a cluster of data is able to eliminate unreliable points and demonstrate the changing trend more clearly.
III. IMPACT ON THE NORMAL OPERATION OF MMC
A. SM Capacitor Voltage and Output voltage
During stage-I, the voltage command for the rest SMs is shifted to:
. (8) The voltage stress of capacitors in the rest SMs is increased from Udc/N to Udc/ (N-1) . In real MMC systems, there are always some redundant SMs arranged in each arm [17] . In most cases, these redundant SMs are operating in the same way as the normal ones. The voltage stress reaches its rated value until all redundant SMs are disconnected. Thus, the increase of SM voltage will not threaten the safe operation of the system. When the target SM is restored from stage-I, the voltage stress of each SM falls to Udc/N again. It is worth noting that the bypassing and restoration of target SM happens at the same time in each arm. The output voltage is not affected under such a symmetrical action. Fig. 6 gives key simulation waveforms during bypassing and restoration. In the simulation, the total DC voltage is 1500 V, and the number of SM per arm is 5. It is obvious that the output voltage is not affected during the transition of capacitor voltage.
B. Other Aspects
The main part of total time in condition monitoring is the discharging process, which is about one RC time constant. Suppose Rb is 12 kΩ, C is 1.6 mF, and SM number N is 100, then the time required for one round of CM is about 32 minutes. Compared with the continuous operation of HVDC system, this time interval is quite short. Therefore, in every week, one round of test could be conducted regularly. The starting time is decided according to the real situation. It is more convenient to do this when the environment condition and operation are both stable.
It should also be noted that an extra power loss is inevitable during CM. The energy loss ΔE is estimated as:
But it is acceptable since this energy loss only appears when CM is ongoing. From another point of view, a little loss of energy is the price for eliminating degradation threats.
IV. COMPARISON WITH EXISTING METHODS
To better explain the advantage of the proposed method, Table-I lists the existing CM methods for capacitor in MMC. In [13] and [14] , the switching state of each SM and arm current are needed to get the capacitor current. Some techniques, such as extra signal injection and Kalman filter, are used to increase the accuracy. However, the complexity of calculation makes it less attractive. In [15] , the relationship between arm average capacitance and the capacitance in each SM is given, reducing the calculation burden. In [16] , the capacitance of a reference submodue (RSM) is first calculated. Then, the switching signal of RSM is allocated to other SMs one by one, and the capacitance of each SM is estimated by its peak capacitor voltage. But another set of voltage balancing strategy has to be designed during the process, increasing its complexity. As mentioned before, the uncertainties of arm current and sensors limit the accuracy. Besides, the experimental verification is not enough in the previous researchs.
Therefore, the merits of no extra complicated algorithm and no interference from the main circuit make the proposed method more competitive.
V. EXPERIMENTAL RESULT
To verify the proposed CM method, a prototype is built and its parameters are listed in Table- II. Fig. 7 shows the arm current of lower arm and three capacitor voltages during CM. In normal state, capacitor voltage of each SM is 100 V. When CM starts, the target SM is bypassed, and the capacitor voltages of rest two SMs are controlled to 150 V. After recording enough discharging data of uc3, the target SM is put back into the main circuit. The system enters steady state after a short transition.
To exclude unwanted factors, repetitive tests under different capacitances are necessary. Thirteen different capacitances are used to emulate capacitor degradation. For each capacitance, the capacitor is heated in a 70 incubator ℃ about 30 minutes before testing. Then, the discharging is repeated 10 times in every 3 minutes during its cooling time. In this way, the possible interferences from temperature and measurement are compensated. From Fig. 8 , there are some overlapping parts between two capacitances. Hence, the health condition could not be identified with any single result. A linear relationship between t0.368 and C is demonstrated in Fig. 8 , and the small decrease of capacitance could be reflected by the discharging time.
VI. CONCLUSION
In this paper, a cost-effective and accurate condition monitoring method for SM capacitor in MMC is proposed. With a proper rotation sequence, each SM is isolated from the system in turn for a short time, and the discharging time during this interval could reflect capacitance effectively. It is independent of modulation and control strategies. This method has small impact on the normal operation and is easy to be implemented regularly. The data from long-term test will demonstrate the changing trend of capacitance, and show the health state of capacitor accurately.
